

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/759,565	01/16/2004	James D. Smith	200310766	8124	
22879	7590 01/11/2006		EXAMINER		
	HEWLETT PACKARD COMPANY			LAM, DAVID	
P O BOX 272	2400, 3404 E. HARMONY	ROAD	ART UNIT		
INTELLECT	INTELLECTUAL PROPERTY ADMINISTRATION			PAPER NUMBER	
FORT COLLINS, CO 80527-2400			2827		

DATE MAILED: 01/11/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
0.65	10/759,565	SMITH ET AL.			
Office Action Summary	Examiner	Art Unit			
	David Lam	2827			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 02 No.	<u>ovember 2005</u> .				
2a) This action is FINAL . 2b) ⊠ This	This action is FINAL . 2b)⊠ This action is non-final.				
• •	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Disposition of Claims					
4) Claim(s) 1-12 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) Claim(s) is/are allowed. 6) Claim(s) 1-12 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/o Application Papers 9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomplicant may not request that any objection to the	vn from consideration. r election requirement. r. epted or b) objected to by the □				
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex					
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	4)				
3) X Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 1/16/04.	6) Other:	, ,			

DETAILED ACTION

Election/Restriction

1. Applicant's election without traverse of claim 1-12 in the reply filed on 11/2/05 is acknowledged.

Respond to Election/Restriction

- 2. This office action is in response to the election/restriction file on 11/2/05.
 - Claims 13-22 have been cancelled.
 - Claims 1-12 are pending in the application.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Application/Control Number: 10/759,565 Page 3

Art Unit: 2827

3. Claims 1-5, 7-10, 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shimada et al. (5,546,375) in view of Yasukawa (6,818,921).

Shimada et al. discloses a tip (5, 50) attached to a chip component for marking a readable change in a storage medium, the tip comprising: a conductive layer (54a); a tip sub-layer (50) disposed on the conductive layer; an outer layer (55) disposed on the tip sub-layer formed of silicide material (silicon nitride); wherein the chip component is constructed with at least one type of metal material; wherein the chip component is an IC electrical component (Figs.12-14). See Figs. 1-3, 9-14; Cols. 5-10, 12-16, respectively.

With respect to claims 1-3, 7-9, Shimada et al. discloses all the elements as noted above.

Shimada lack an inclusion of the amorphous silicon that made of the tip sub-layer, and wherein the silicide includes metal having silicide formation temperature below a melting temperature of the metal material of the chip.

Yasukawa discloses the use of amorphous silicon to form a layer (208) (Fig. 18a, Col. 29, lines 41-63)), and a silicide layer (11a) includes metal having silicide formation temperature below a melting temperature (Fig. 18, Col. 12, lines 20-29).

It would have been obvious to one having ordinary skill in the art at the time of the invention of provide amorphous silicon tip sub-layer and a silicide layer includes metal having silicide formation temperature below a melting temperature of Shimada's device as taught by Yasukawa in order to reduce size, power consumption and highly reliable semiconductor memory device.

Application/Control Number: 10/759,565 Page 4

Art Unit: 2827

With respect to claims 4-5, 10-12, Shimada et al. and Yasukawa disclose all the elements as applied to claim 1 above, and wherein the metal of the silicide is Palladium, molybdenum (Col. 12, lines 20-29).

4. Claims 6, 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shimada et al. (5,546,375) and Yasukawa (6,818,921) as applied to claims 1, 7 above, and further in view of Sugahara et al. (5,504,376).

Regarding to claims 6, 11, Shimada et al. and Yasukawa disclose all the element as applied to claims 1, 7 above.

Shimada et al. and Yasukawa did not explicitly disclose wherein the melting temperature is below 500 degree C.

Sugahara et al. disclose a table silicide includes a metal and having a melting temperature is below 450-degree C, which is below 500-degree C. See Table 1; Col. 8, lines 1-15.

It would have been obvious to one having ordinary skill in the art at the time of the invention to form the silicide of Shimada et al. and Yasukawa includes a metal and having a melting temperature is below 500-degree C as taught by Sugahara et al. in order to avoid degradation of the device characteristic, which is involved in thermal diffusion during process of manufacturing of the semiconductor memory device.

Conclusion

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Art Unit: 2827

- Kaneko et al. disclose a storage medium, method and stored information reading method.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to David Lam whose telephone number is 571-272-1782. The

examiner can normally be reached on 6:00 - 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Zarabian Amir can be reached on 571-272-1852852. The fax phone numbers for the

organization where this application or proceeding is assigned is (571) 272-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

D. Lam

January 8, 2006

DAVID LÁM